Skip to content

Commit 17cc8fe

Browse files
committed
verilator unused signal
1 parent 9e1385f commit 17cc8fe

File tree

1 file changed

+2
-4
lines changed

1 file changed

+2
-4
lines changed

src/top.v

Lines changed: 2 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -65,10 +65,8 @@ module tt_um_cpu_top (
6565
end
6666

6767
wire [7:0] out_result;
68-
69-
/* verilator lint_off UNUSEDSIGNAL */
70-
wire [7:0] acc_dbg;
71-
/* verilator lint_on UNUSEDSIGNAL */
68+
69+
wire [7:0] acc_dbg /* verilator lint_off UNUSEDSIGNAL */;
7270

7371
// CPU core
7472
cpu_core u_cpu_core (

0 commit comments

Comments
 (0)