|
1 | 1 | # Changelog 2025-10 |
2 | 2 |
|
3 | | -October 2025 – Key Changes |
4 | | -- SPICE enablement across the stack – Core integration (tscircuit/core #1427 #1441), circuit-json-to-spice auto .tran & switch support (#13 #11) and Spicey transient comparison (#4 #6) introduce first-class analog simulation. |
5 | | -- Voltage probing & timing – New simulation_voltage_probe element (circuit-json #306) + voltage-probe component (props #432 #439) and duration/time-per-step parameters (circuit-json #305, props #437) let you chart node voltages. |
6 | | -- Multi-layer autorouter – 4-layer routing (autorouter #276, core #1443) with boundary-aware pathing & caching (autorouter #265 #268 #279, calculate-packing #55) dramatically improves PCB routing. |
7 | | -- New DRC checks – Via-to-via clearance errors (core #1459), trace-out-of-board detection (checks #79, core #1436) and component-overlap check (core #1478). |
8 | | -- PCB fabrication notes – Note/rect/path/dimension/courtyard primitives added to schema & Core (circuit-json #309-#313, core #1491-#1499) with matching prop definitions (props #441 #446). |
9 | | -- Board & hole upgrades – Board anchor/alignment (core #1438), optional title/thickness/colour (props #435 #440, core #1477) and pill-shaped holes (circuit-json #310, core #1484). |
10 | | -- One-command KiCad export – CLI support (cli #431) plus circuit-json-to-kicad reaching schematic+PCB parity (#1-#18). |
11 | | -- 3D pipeline refresh – Poppygl replaces simple-3d for PNG snapshots (cli #435 #442, stepts #9); 3D-viewer gains environment maps, FR4 material & LED colours (3d-viewer #509-#520). |
12 | | -- GLTF / STEP exporters – Correct bottom-mount placement & board geometry (circuit-json-to-gltf #44 #40) and customizable background/grid (poppygl #5 #7 #9). |
13 | | -- circuit-to-svg – Simulation graph SVGs (circuit-to-svg #337) and 4-layer PCB examples (#365) with improved styling (#352). |
14 | | -- Math utils – Polygon overlap / containment helpers & universal rect inputs (math-utils #23 #24). |
15 | | -- Website – STEP file downloads (tscircuit.com #1770), public org pages (-#1774), user settings page (-#1771) and a cleaner editor UI (-#1744). |
16 | | -- Misc – Outline-aware packing examples (calculate-packing #56), new maintainer MustafaMulla29 (contribution-tracker #229). |
| 3 | +- SPICE everywhere – core integrates Spicey (#1427 #1441), adds voltage-probe & switch support (#1496 #1446), automatic .tran command (#cj-to-spice #13) and passes new RC/boost tests (#1444 #1445). |
| 4 | +- New simulation building blocks – analog-simulation element, timing/duration props & voltage-probe component land in circuit-json / props (#428 #429 #437 #306 #432 #439). |
| 5 | +- Autorouting leveled-up – full 4-layer support (#1443 autorouter #276) plus big speed win from solver caching (#279) and better outline / via-clearance handling (#268 #265 #1459). |
| 6 | +- Fabrication notes & dimensions – PCB note/rect/path/line/courtyard and pill-hole primitives added across schema, props & core (#311 #313 #441 #446 #1483 #1491 #1493). |
| 7 | +- Board quality of life – boardAnchorPosition/alignment (#1438), board title & color/thickness props (#1477 #427 #440), anchor-pack exclusion for fixed parts (#1497). |
| 8 | +- KiCad export becomes first-class – CLI gains “tscircuit build --kicad” (#431); circuit-json-to-kicad adds full PCB/SCH export, centering, pin fixes & project file (#1 #7 #11 #13 #16); kicadts handles multi-sheet (#8). |
| 9 | +- DRC & checks – new out-of-outline, disconnected-trace and different-net-via errors emitted (#79 #84 core #1436 #1459). |
| 10 | +- 3D & STEP visuals – poppygl renderer adopted (cli #435, step.ts #9), environment-map & FR4 material tweaks (#509 #511), LED colors and board-crop fixes (#520 #519); site can now download STEP files (#tscircuit.com #1770). |
| 11 | +- GLTF pipeline – proper bottom-component placement & JSCAD board geometry (#40 #44), GLB color fix & footprint-string models (#29 #33 #25 #31). |
| 12 | +- SVG output – solder-mask layers, multi-layer trace snapshots, combined schematic+sim graphs, improved pinout scaling (#360 #364 #353 #340 #345 #343 #363). |
| 13 | +- Autorouter & packing dev-tools – outline-aware packing solvers, caching stats, new debugger pages & fixtures (#calculate-packing #55 #56 autorouter #265 #274). |
| 14 | +- Math / geometry utils – universal-rect input support and polygon overlap helpers (#math-utils #24 #23). |
| 15 | +- Website UX – public org pages without login, new user settings page, cleaner editor & responsive layouts (#1774 #1771 #1744 #1747). |
| 16 | +- Misc – FR4/stencil viewer layer selector (#pcb-viewer #397), voltage-probe optional naming (#props #439), extrude winding fix in jscad-electronics (#121). |
0 commit comments