Skip to content

Commit 1d71c49

Browse files
committed
Add radiance CI
Verilator fails to build sim binary, so just generate verilog.
1 parent 05b15a2 commit 1d71c49

File tree

3 files changed

+29
-1
lines changed

3 files changed

+29
-1
lines changed

.github/scripts/defaults.sh

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -25,7 +25,7 @@ REMOTE_COURSIER_CACHE=$REMOTE_WORK_DIR/.coursier-cache
2525

2626
# key value store to get the build groups
2727
declare -A grouping
28-
grouping["group-cores"]="chipyard-cva6 chipyard-ibex chipyard-rocket chipyard-hetero chipyard-boomv3 chipyard-boomv4 chipyard-sodor chipyard-digitaltop chipyard-multiclock-rocket chipyard-nomem-scratchpad chipyard-spike chipyard-clone chipyard-prefetchers chipyard-shuttle chipyard-shuttle3 chipyard-vexiiriscv chipyard-tacit-rocket"
28+
grouping["group-cores"]="chipyard-cva6 chipyard-ibex chipyard-rocket chipyard-hetero chipyard-boomv3 chipyard-boomv4 chipyard-sodor chipyard-digitaltop chipyard-multiclock-rocket chipyard-nomem-scratchpad chipyard-spike chipyard-clone chipyard-prefetchers chipyard-shuttle chipyard-shuttle3 chipyard-vexiiriscv chipyard-tacit-rocket chipyard-radiance"
2929
grouping["group-peripherals"]="chipyard-dmirocket chipyard-dmiboomv3 chipyard-dmiboomv4 chipyard-spiflashwrite chipyard-mmios chipyard-nocores chipyard-manyperipherals chipyard-chiplike chipyard-tethered chipyard-symmetric chipyard-llcchiplet"
3030
grouping["group-accels"]="chipyard-compressacc chipyard-mempress chipyard-gemmini chipyard-manymmioaccels chipyard-nvdla chipyard-aes256ecb chipyard-rerocc chipyard-rocketvector chipyard-shuttlevector chipyard-hlsacc" # chipyard-shuttleara - Add when Ara works again
3131
grouping["group-constellation"]="chipyard-constellation"
@@ -80,6 +80,7 @@ mapping["chipyard-rerocc"]=" CONFIG=ReRoCCTestConfig"
8080
mapping["chipyard-rocketvector"]=" CONFIG=MINV128D64RocketConfig"
8181
mapping["chipyard-shuttlevector"]=" CONFIG=GENV256D128ShuttleConfig"
8282
mapping["chipyard-shuttleara"]=" CONFIG=V4096Ara2LaneShuttleConfig USE_ARA=1 verilog"
83+
mapping["chipyard-radiance"]=" CONFIG=RadianceFP16ClusterConfig"
8384

8485
mapping["constellation"]=" SUB_PROJECT=constellation"
8586
mapping["icenet"]="SUB_PROJECT=icenet"

.github/scripts/run-tests.sh

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -173,6 +173,10 @@ case $1 in
173173
chipyard-tacit-rocket)
174174
run_binary LOADMEM=1 BINARY=$RISCV/riscv64-unknown-elf/share/riscv-tests/benchmarks/dhrystone.riscv
175175
;;
176+
chipyard-radiance)
177+
# Verilator fails to build sim binary, just generate verilog
178+
make verilog CONFIG=RadianceFP16ClusterConfig
179+
;;
176180
icenet)
177181
run_binary BINARY=none
178182
;;

.github/workflows/chipyard-run-tests.yml

Lines changed: 23 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -535,6 +535,29 @@ jobs:
535535
group-key: "group-cores"
536536
project-key: "chipyard-shuttle3"
537537

538+
chipyard-radiance-run-tests:
539+
name: chipyard-radiance-run-tests
540+
needs: prepare-chipyard-cores
541+
runs-on: self-hosted
542+
steps:
543+
- name: Delete old checkout
544+
run: |
545+
ls -alh .
546+
rm -rf ${{ github.workspace }}/* || true
547+
rm -rf ${{ github.workspace }}/.* || true
548+
ls -alh .
549+
- name: Checkout
550+
uses: actions/checkout@v3
551+
- name: Git workaround
552+
uses: ./.github/actions/git-workaround
553+
- name: Create conda env
554+
uses: ./.github/actions/create-conda-env
555+
- name: Run tests
556+
uses: ./.github/actions/run-tests
557+
with:
558+
group-key: "group-cores"
559+
project-key: "chipyard-radiance"
560+
538561
chipyard-tacit-rocket-run-tests:
539562
name: chipyard-tacit-rocket-run-tests
540563
needs: prepare-chipyard-cores

0 commit comments

Comments
 (0)