Commit 4edb82f
File tree
8 files changed
+7
-10
lines changed- generators
- chipyard/src/main/scala/example
8 files changed
+7
-10
lines changed- src/main/scala/v3/common/tile.scala-2
- src/main/scala/v4/common/parameters.scala+7-1
- src/main/scala/v4/common/tile.scala-2
- src/main/scala/v4/exu/core.scala+3
- src/main/scala/v4/exu/fp-pipeline.scala+2
- src/main/scala/v4/exu/issue-units/issue-unit-age-ordered.scala+14-1
- src/main/scala/v4/exu/issue-units/issue-unit.scala+4
Lines changed: 0 additions & 3 deletions
| Original file line number | Diff line number | Diff line change | |
|---|---|---|---|
| |||
171 | 171 | | |
172 | 172 | | |
173 | 173 | | |
174 | | - | |
175 | | - | |
176 | | - | |
177 | 174 | | |
178 | 175 | | |
179 | 176 | | |
| |||
Submodule rocket-chip updated 12 files
- src/main/scala/devices/debug/Debug.scala+1-2
- src/main/scala/devices/tilelink/CLINT.scala-2
- src/main/scala/devices/tilelink/Plic.scala+1-3
- src/main/scala/rocket/BTB.scala+2-4
- src/main/scala/rocket/Multiplier.scala+1-1
- src/main/scala/subsystem/BaseSubsystem.scala+3-5
- src/main/scala/tile/FPU.scala+4-4
- src/main/scala/tile/RocketTile.scala+1-3
- src/main/scala/tilelink/RegisterRouter.scala-7
- src/main/scala/util/Annotations.scala+1-249
- src/main/scala/util/DescribedSRAM.scala-10
- src/main/scala/util/ElaborationArtefactAnnotation.scala-155
0 commit comments