File tree Expand file tree Collapse file tree 1 file changed +5
-3
lines changed
generators/firechip/src/main/scala Expand file tree Collapse file tree 1 file changed +5
-3
lines changed Original file line number Diff line number Diff line change @@ -68,8 +68,10 @@ class WithFireSimConfigTweaks extends Config(
6868 new WithFireSimSimpleClocks ++
6969 // Required*: When using FireSim-as-top to provide a correct path to the target bootrom source
7070 new WithBootROM ++
71- // Optional*: Removing this will require adjusting the UART baud rate and
72- // potential target-software changes to properly capture UART output
71+ // Optional: This sets the default frequency for all buses in the system to 3.2 GHz
72+ // (since unspecified bus frequencies will use the pbus frequency)
73+ // This frequency selection matches FireSim's legacy selection and is required
74+ // to support 200Gb NIC performance. You may select a smaller value.
7375 new chipyard.config.WithPeripheryBusFrequency (3200.0 ) ++
7476 // Optional: These three configs put the DRAM memory system in it's own clock domian.
7577 // Removing the first config will result in the FASED timing model running
@@ -93,7 +95,7 @@ class WithFireSimConfigTweaks extends Config(
9395 new testchipip.WithDefaultSerialTL ++
9496 // Optional: Removing this will require using an initramfs under linux
9597 new testchipip.WithBlockDevice ++
96- // Required*: Scale default baud rate with periphery bus frequency
98+ // Optional: Set a UART baudrate (this selection matches FireSim's historical value)
9799 new chipyard.config.WithUART (BigInt (3686400L )) ++
98100 // Required: Do not support debug module w. JTAG until FIRRTL stops emitting @(posedge ~clock)
99101 new chipyard.config.WithNoDebug
You can’t perform that action at this time.
0 commit comments