You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
[RegTests] Commented Out 3-Bit Adders in the VTR Nightly Tests
Commented out the tiny circuit (3-bit adder in `vtr_reg_nightly_test1/
arithmetic_tasks/figure_8/adder_003bits.v` and the same test for ODIN)
in both config and golden_results files.
It was a hotfix for PR verilog-to-routing#2785, which forgot to make these changes.
All failures, except for `vtr_reg_nightly_test7/titan_other_run_flat` as
mentioned in Issue verilog-to-routing#2786, have been fixed now.
0 commit comments