rt-thread/bsp/k230/drivers/interdrv/pinctl/drv_pinctrl.c at 6a939365bce5e83d2e48776634e3198442d8bd48 · unicornx/rt-thread · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
/*
 * Copyright (c) 2006-2025 RT-Thread Development Team
 *
 * SPDX-License-Identifier: Apache-2.0
 */
#include <rtthread.h>
#include <ioremap.h>
#include "board.h"
#include "drv_pinctrl.h"
#include <rtdbg.h>

#define DBG_TAG "PINCTRL"
#ifdef RT_DEBUG
#define DBG_LVL DBG_LOG
#else
#define DBG_LVL DBG_WARNING
#endif
#define DBG_COLOR

#define MAX_NUM_PIN 64

#define IO_CFG_SEL_MASK 0x7
#define IO_CFG_SEL_OFFSET 11
#define IO_CFG_IE_MASK 0x1
#define IO_CFG_IE_OFFSET 8
#define IO_CFG_OE_MASK 0x1
#define IO_CFG_OE_OFFSET 7
#define IO_CFG_PU_MASK 0x1
#define IO_CFG_PU_OFFSET 6
#define IO_CFG_PD_MASK 0x1
#define IO_CFG_PD_OFFSET 5
#define IO_CFG_DRV_MASK 0xF
#define IO_CFG_DRV_OFFSET 1
#define IO_CFG_ST_MASK 0x1
#define IO_CFG_ST_OFFSET 0

volatile static rt_ubase_t pinctrl_base;

static int check_pin(rt_uint32_t pin)
{
    if (pin < 0 || pin > MAX_NUM_PIN)
    {
        LOG_E("pin %d is not valid\n", pin);
        return -RT_EINVAL;
    }
    return 0;
}

rt_inline rt_uint32_t _read32(rt_uint32_t pin)
{
    return HWREG32(pinctrl_base + (pin * 4));
}

rt_inline void _write32(rt_uint32_t pin, rt_uint32_t value)
{
    HWREG32(pinctrl_base + (pin * 4)) = value;
}

void k230_pinctrl_set_function(rt_uint32_t pin, rt_uint32_t func)
{
    if (check_pin(pin) != 0)
        return;
    if (func > IOMUX_FUNC5)
        return;

    rt_uint32_t val = _read32(pin);
    val &= ~(IO_CFG_SEL_MASK << IO_CFG_SEL_OFFSET); /* Clear bits 11-13 */
    /* Set bits 11-13 to the function value */
    val |= (func << IO_CFG_SEL_OFFSET);
    _write32(pin, val);
}

void k230_pinctrl_set_ie(rt_uint32_t pin, rt_uint32_t ie)
{
    if (check_pin(pin) != 0)
        return;

    rt_uint32_t val = _read32(pin);
    if (ie)
        val |= IO_CFG_IE_MASK << IO_CFG_IE_OFFSET;
    else
        val &= ~(IO_CFG_IE_MASK << IO_CFG_IE_OFFSET);
    _write32(pin, val);
}

void k230_pinctrl_set_oe(rt_uint32_t pin, rt_uint32_t oe)
{
    if (check_pin(pin) != 0)
        return;

    rt_uint32_t val = _read32(pin);
    if (oe)
        val |= IO_CFG_OE_MASK << IO_CFG_OE_OFFSET;
    else
        val &= ~(IO_CFG_OE_MASK << IO_CFG_OE_OFFSET);
    _write32(pin, val);
}

void k230_pinctrl_set_pu(rt_uint32_t pin, rt_uint32_t pu)
{
    if (check_pin(pin) != 0)
        return;

    rt_uint32_t val = _read32(pin);
    if (pu)
        val |= IO_CFG_PU_MASK << IO_CFG_PU_OFFSET;
    else
        val &= ~(IO_CFG_PU_MASK << IO_CFG_PU_OFFSET);
    _write32(pin, val);
}

void k230_pinctrl_set_pd(rt_uint32_t pin, rt_uint32_t pd)
{
    if (check_pin(pin) != 0)
        return;

    rt_uint32_t val = _read32(pin);
    if (pd)
        val |= IO_CFG_PD_MASK << IO_CFG_PD_OFFSET;
    else
        val &= ~(IO_CFG_PD_MASK << IO_CFG_PD_OFFSET);
    _write32(pin, val);
}

void k230_pinctrl_set_drv(rt_uint32_t pin, rt_uint32_t drv)
{
    if (check_pin(pin) != 0)
        return;
    /* FIXME: Unsupported yet */
}

void k230_pinctrl_set_st(rt_uint32_t pin, rt_uint32_t st)
{
    if (check_pin(pin) != 0)
        return;

    rt_uint32_t val = _read32(pin);
    if (st)
        val |= IO_CFG_ST_MASK << IO_CFG_ST_OFFSET;
    else
        val &= ~(IO_CFG_ST_MASK << IO_CFG_ST_OFFSET);
    _write32(pin, val);
}

rt_uint32_t k230_pinctrl_get_regval(rt_uint32_t pin)
{
    if (check_pin(pin) != 0)
        return 0;

    return _read32(pin);
}

int k230_pinctrl_init(void)
{
    rt_err_t ret;

    pinctrl_base = (rt_ubase_t)rt_ioremap((void *)IOMUX_BASE_ADDR, IOMUX_IO_SIZE);

    return RT_EOK;
}
INIT_BOARD_EXPORT(k230_pinctrl_init);