Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
2 Open 20 Closed
2 Open 20 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

WIP: Subtraction Fix in ODIN lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item Parmys
#2307 opened May 8, 2023 by navidjafarof Loading…
1 of 7 tasks
1
[WIP] Tileable Routing Resource Graph Builder build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-make CMake/Make code lang-netlist lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions liblog libpugiutil libvtrutil Odin Odin II Logic Synthesis Tool: Unsorted item Parmys scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2135 opened Aug 16, 2022 by tangxifan Loading…
7 of 19 tasks
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.