-
Notifications
You must be signed in to change notification settings - Fork 415
Issues: verilog-to-routing/vtr-verilog-to-routing
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
vpr_power_detailed.txt parse-results missing parameter
bug
Incorrect behaviour
Stale
VPR
VPR FPGA Placement & Routing Tool
VTR Flow
VTR Design Flow (scripts/benchmarks/architectures)
#1743
opened May 27, 2021 by
ArashAhmadian
Converter from rr_nodes to RRGraph object
docs
Documentation
infra
Project Infrastructure
lang-cpp
C/C++ code
lang-python
Python code
libvtrutil
scripts
Utility & Infrastructure scripts
tests
VPR
VPR FPGA Placement & Routing Tool
VTR Flow
VTR Design Flow (scripts/benchmarks/architectures)
#1048
opened Nov 15, 2019 by
tangxifan
Loading…
2 of 7 tasks
Improve VPR Regression Test Coverage
Good First Issue
Good issues for new or first-time contributors
tests
VTR Flow
VTR Design Flow (scripts/benchmarks/architectures)
#531
opened Apr 8, 2019 by
kmurray
ProTip!
Find all open issues with in progress development work with linked:pr.