Skip to content

Issues: verilog-to-routing/vtr-verilog-to-routing

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort

Issues list

vpr_power_detailed.txt parse-results missing parameter bug Incorrect behaviour Stale VPR VPR FPGA Placement & Routing Tool VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1743 opened May 27, 2021 by ArashAhmadian
Enabled BLIF buffer elimination in preparation for InOuts lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item tests VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1520 opened Sep 1, 2020 by djns99 Loading…
1 of 4 tasks
Converter from rr_nodes to RRGraph object docs Documentation infra Project Infrastructure lang-cpp C/C++ code lang-python Python code libvtrutil scripts Utility & Infrastructure scripts tests VPR VPR FPGA Placement & Routing Tool VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#1048 opened Nov 15, 2019 by tangxifan Loading…
2 of 7 tasks
Regression Tests should check average/geomean QoR metrics no-stale Exclude issue from being automatically marked as stale tests VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#630 opened May 31, 2019 by kmurray
Improve VPR Regression Test Coverage Good First Issue Good issues for new or first-time contributors tests VTR Flow VTR Design Flow (scripts/benchmarks/architectures)
#531 opened Apr 8, 2019 by kmurray
ProTip! Find all open issues with in progress development work with linked:pr.