@@ -68,6 +68,12 @@ impl CompareResult for Instruction {
6868 | I :: I32LeU { result, .. }
6969 | I :: I32LeUImm16Lhs { result, .. }
7070 | I :: I32LeUImm16Rhs { result, .. }
71+ | I :: I64BitAnd { result, .. }
72+ | I :: I64BitAndImm16 { result, .. }
73+ | I :: I64BitOr { result, .. }
74+ | I :: I64BitOrImm16 { result, .. }
75+ | I :: I64BitXor { result, .. }
76+ | I :: I64BitXorImm16 { result, .. }
7177 | I :: I64And { result, .. }
7278 | I :: I64AndImm16 { result, .. }
7379 | I :: I64Or { result, .. }
@@ -100,10 +106,14 @@ impl CompareResult for Instruction {
100106 | I :: F32Ne { result, .. }
101107 | I :: F32Lt { result, .. }
102108 | I :: F32Le { result, .. }
109+ | I :: F32NotLt { result, .. }
110+ | I :: F32NotLe { result, .. }
103111 | I :: F64Eq { result, .. }
104112 | I :: F64Ne { result, .. }
105113 | I :: F64Lt { result, .. }
106- | I :: F64Le { result, .. } => result,
114+ | I :: F64Le { result, .. }
115+ | I :: F64NotLt { result, .. }
116+ | I :: F64NotLe { result, .. } => result,
107117 _ => return None ,
108118 } ;
109119 Some ( result)
0 commit comments