We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent c947189 commit e408d20Copy full SHA for e408d20
1 file changed
examples/baremetal/yosys_template.j2
@@ -12,5 +12,8 @@ synth -top {{ top }}
12
# Technology mapping
13
synth_ice40 -top {{ top }}
14
15
+# Get stats
16
+tee -o {{ name }}_stats.json stat -top {{ top }} -json
17
+
18
# Write synthesized netlist as Verilog
19
write_verilog -noattr {{ name }}.vg
0 commit comments