ECC ErrorCorrectionCodes

This repository provides a comprehensive implementation of Error Correction Codes (ECC) in VHDL. It includes modular components, and encoders/decoders for Hamming Code (in both gate-based and matrix-based approaches) and Hadamard Code.

---

Table of Contents

1. Repository Structure
   • Components
   • Source
     • HammingCode (Initial Versions)
     • HammingCode (Matrix Method)
     • HadamardCode
2. Features
3. Tools and Hardware
4. How to Use
   • Clone the Repository
   • Navigate to the Desired Folder
   • Compile and Simulate
   • Run on Hardware
5. Testing and Verification
6. Future Enhancements

---

Repository Structure

1. Components

This folder contains reusable VHDL components that form the building blocks for the ECC package. These components are used across all implementations.

Included Components:

• Logic Gates: and, or, not, xor
• Multiplexers: mux
• Serial-In Parallel-Out (SIPO) shift register

2. Source

This folder contains the main implementations of ECC algorithms. It is further divided into three subfolders:

2.1 HammingCode (Initial Versions)

• Implements Hamming Code encoder and decoder using basic gate-level logic.
• Uses components from the Components folder for modularity.

2.2 HammingCode (Matrix Method)

• Implements Hamming Code encoder and decoder using the matrix method.
• Includes:
  • Standard Hamming Code
  • Extended Hamming Code (adds an extra parity bit for enhanced error detection)

2.3 HadamardCode

• Contains the implementation of Hadamard Code encoder and decoder.
• Focuses on generating and decoding Hadamard codewords for robust error correction.

---

Features

• Modularity: Reusable components designed to simplify and standardize the design of ECC systems.
• Multiple Encoding Methods: Provides both gate-level and matrix-based approaches to implement Hamming Code.
• Support for Extended Hamming Code: Adds a single parity bit for improved error detection.
• Hadamard Code Implementation: A high-performance error correction technique for advanced applications.

---

Tools and Hardware

• Development Software:

  • Quartus Prime Lite
  • ModelSim-Altera (for simulation)

• Hardware Platform:

  • DE10-Lite FPGA Board

---

How to Use

1. Clone the Repository

git clone
cd ECC-ErrorCorrectionCodes

2. Compile and Simulate

• Open Quartus Prime Lite and create a new project.
• Add the necessary VHDL files from the repository.
• Compile the design and simulate its functionality using ModelSim-Altera.

3. Run on Hardware

• Synthesize the design to generate a .sof (SRAM Object File).
• Use Quartus Programmer to upload the synthesized design onto the DE10-Lite FPGA board.
• Test and verify the functionality on hardware using input switches and output LEDs.

---

Testing and Verification

• Simulation:

  • Each implementation has been simulated and verified using ModelSim-Altera.

• Hardware Testing:

  • Load the design onto the DE10-Lite board.
  • Provide inputs using the board's switches and observe the outputs on LEDs or other peripherals to confirm proper operation.

---

Future Enhancements

• Integration of BCH and Reed-Solomon Code for advanced ECC applications.
• Performance optimization for high-speed encoding/decoding.
• Addition of parameterized VHDL modules for scalability.
• Detailed timing analysis and resource utilization benchmarks.

---