⚠️ About This Repository: This is a living laboratory notebook and personal debugging scratchpad. It contains raw thoughts, experimental calculations, and working hypotheses. Expect typos, evolving engineering models, and occasional architectural shifts.

Engineering & Debugging Journal

A collection of embedded systems notes, debugging investigations, protocol deep-dives, and RTOS design observations gathered from real projects, hardware experiments, and open-source contributions.

Topics include:

• ESP32 / ESP-IDF
• STM32
• RTOS scheduling and memory design
• Failure analysis and root-cause investigations

Investigation Process

Most notes follow the same workflow:

1. Reproduce the issue
2. Capture observations
3. Form hypotheses
4. Inspect hardware/software layers
5. Isolate root cause
6. Validate with experiments
7. Document findings

---

Highlights

ESP-IDF ULP I2C Bug Isolation

• Root-cause analysis of RTC I2C interrupt handling
• Upstream fix accepted into ESP-IDF
• PR #18628

STM32 Loop Delay Analysis

• Derived cycle-count formula from generated assembly
• Demonstrated optimization effects on timing

RTOS Memory & Task Starvation

• Static slab allocator design
• Queue ownership model
• Starvation prevention strategies

Deep-Dive Index

Note / Investigation	Target Hardware	Core Domain	Upstream Status
🔗 ULP I2C Bug Isolation	ESP32	Low-level Drivers / I2C	🟣 PR Merged (#18628)
🔗 RS485 Hardware Interface	ESP32-S3-WROOM-1	EMI / Modbus RTU	📝 Internal Note
🔗 Loop Delay Analysis	STM32F401VE	Assembly Timing	📝 Internal Note
🔗 Memory & Task Starvation		RTOS Scheduling	📝 Internal Note

---

For questions, open an issue or connect through my GitHub profile.