About

VesPA ( Very Simple Processor Architecture) ISA implementation using Xilinx Vivado. The implementation also includes a byte-addressable memory wrapped in 4 BRAMs, an interrupt controller, an address bus, a data bus, and a DMA in the FPGA.

Stars

Watchers

Forks