This is a verilog code which simulates a computer which can multiply 2 matrices of dimensions 3x3 which uses pipelininng.
This repository was archived by the owner on Feb 14, 2026. It is now read-only.
D-Sai-Venkatesh/MIPS-matrix-multiplier
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|