Skip to content
View DatNguyen97-VN's full-sized avatar
🏠
Working from home
🏠
Working from home
1 follower · 1 following
  • Long An's Tan An city, VietNam

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report DatNguyen97-VN

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
DatNguyen97-VN/README.md

Processor

Hi, I'm Dat Nguyen, a die-hard fan of chips and AI (artificial intelligence) acceleration hardware:

🎓 As a former student at the University of Science HCM (HCMUS) and I constantly challenge and push myself to excel.
🤖 I'm extremely passionate about everything related to chips.
🚀 I have a dream: homemade cpu, homemade gpu and homemade npu using SystemVerilog, homemade operating system, using C programming language to write software, using homemade operating system to run these software on cpu/gpu/npu.

My area of interest lies in RTL design, Timing analysis (STA), Synthesis, and Design Verification

Anurag's GitHub stats Top Langs

Below are the projects I am working on:

🛸 AI PROCESSOR IP 🛸

three ai engines

🧬 PROCESSOR ARCHITECTURE 🧬

soc arc

☢️ CPU ☢️

cpu

☣️ GPU ☣️

gpu

🚀 NPU 🚀

npu

Video demonstrations for most of my projects can be watched at my YouTube channel:

Popular repositories Loading

  1. cellrv32 cellrv32 Public

    :electron: A tiny, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in SystemVerilog. Stage 1, the purpose is to learn how to design a risc-v processor …

    SystemVerilog 3 1

  2. apb_timer apb_timer Public

    Verilog 1

  3. NN_RGB_FLAPPY_BIRD NN_RGB_FLAPPY_BIRD Public

    🐦 A game of flappy bird for one player on FPGA, plays by controlling the bird using a hand tracking mechanism

    SystemVerilog 1

  4. github-beginer github-beginer Public

    SystemVerilog

  5. cellrv32-riscof cellrv32-riscof Public

    RISCOF platform to check the CELLRV32 for RISC-V ISA compatibility.

    VHDL

  6. SNC_core SNC_core Public

    SystemVerilog