Pinned Loading
-
FPGA_CDR_core
FPGA_CDR_core PublicFPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.


