Skip to content

Latest commit

 

History

History
4 lines (3 loc) · 130 Bytes

README.md

File metadata and controls

4 lines (3 loc) · 130 Bytes

FPGA_Design

This folder contain synthesizable Verilog FPGA design. They were developed on Vivado for a Xilinx Basys 3 Board.