File tree Expand file tree Collapse file tree
src/ordt/output/systemverilog/common/wrap Expand file tree Collapse file tree Original file line number Diff line number Diff line change 44import java .util .HashMap ;
55import java .util .List ;
66
7+ import ordt .parameters .ExtParameters ;
8+
79public class WrapperRemapSyncStagesXform extends WrapperRemapXform {
810
911 protected int delayStages = 1 ;
@@ -52,8 +54,8 @@ public List<String> getXformModuleDef() {
5254 outList .add (" always @ (*)" );
5355 outList .add (" dly[0] = in_sig;" );
5456 outList .add (" always @ (posedge clk) begin" );
55- outList .add (" for (idx = 1; idx <= STAGES; idx=idx+1 )" );
56- outList .add (" dly[idx] <= #1 dly[idx-1];" );
57+ outList .add (" for (idx = 1; idx <= STAGES; idx++ )" );
58+ outList .add (" dly[idx] <= " + ExtParameters . sysVerSequentialAssignDelayString () + " dly[idx-1];" );
5759 outList .add (" end" );
5860 outList .add (" assign out_sig = dly[STAGES];" );
5961 outList .add ("endmodule" );
You can’t perform that action at this time.
0 commit comments