-
π« master: Electrical Engineering (SoC subgroup) @ NSYSU, Taiwan (System Co-Design Lab)
- research focus: combine system design, FPGA acceleration, digital IC design with biomedical applications
- tools: Gem5, Alveo U250 FPGA
- keywords: domain specific architecuture (DSA), electronic system level (ESL), digital IC design, FPGA prototyping, system design, hardware-software co-design
-
π« bachelor: Computer Science (AI subgroup) @ NCCU, Taiwan
-
π§ reach out to me: email
-
π―2026 goal: familiarizing myself with ESL methodology and the VLSI backend flow
- Kaohsiung, Taiwan
-
18:51
(UTC +08:00) - in/hong-yu-hsu-a8a9b6361
Highlights
- Pro
Pinned Loading
-
STN-Network
STN-Network PublicForked from hankshyu/STN-Network
Code to my ISASD, 2024 paper "An Improved Spatial Transformer Network based on Lightweight Localization Net (L-STN)"
Jupyter Notebook 1
-
Back-Angle-Measurement-Using-YOLOv8
Back-Angle-Measurement-Using-YOLOv8 PublicCode to my IJETI, 2026 paper "Real-Time Video-Based Measurement of Back Angles Using YOLOv8 and Edge Detection for Strength Training"
Python
-
-
Digital-Systems-Design
Digital-Systems-Design PublicAn advanced NYCU course on digital design on FPGAs
Verilog
-
NCCU-NSYSU-Courses
NCCU-NSYSU-Courses PublicForked from hankshyu/NYCU-NTU-Course-Archive
Course info and slides for my courses in NCCU and NSYSU, Taiwan.
HTML 1
If the problem persists, check the GitHub status page or contact support.


