Skip to content
View NguyenThanhLuan6206's full-sized avatar
😀
Approaching to Victory
😀
Approaching to Victory
1 follower · 3 following

Highlights

  • Pro

Block or report NguyenThanhLuan6206

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
NguyenThanhLuan6206/README.md

Hi 👋, I'm Nguyen Thanh Luan

🚀 Aspiring AI Chip Design Engineer

## 👨‍💻 About Me

I am a Computer Engineering student (K24) at the Faculty of Computer Science and Engineering (CSE), Ho Chi Minh City University of Technology (HCMUT). My core passion and career orientation lie in the Semiconductor industry.

I focus on designing optimized hardware modules and building rigorous verification environments to ensure absolute reliability and zero-bug silicon for integrated circuits.

  • 🎓 Education: K24 Computer Engineering, HCMUT - Bach Khoa
  • 🎯 Focus Areas: ASIC/FPGA Design, Functional Verification, AIoT SoC Architecture & Edge AI
  • 💡 Currently Exploring: RISC-V Architectures & Embedded Systems implementations
  • 📫 How to reach me: Email | Luân Nguyễn Thành

🛠️ Tech Stack & Tools

Languages and tools I frequently use for hardware development, simulation, and verification:

Programming & Hardware Description Languages:
C/C++VerilogSystemVerilog
Scripting & Build Automation:
PythonPerlShellMakefile
Simulation & Synthesis Tool:
VivadoQuestaSim
Documentation & Office Tools:
LaTeXWordExcel
AI Assistants & Supporters:
GeminiChatGPTClaude

---

Popular repositories Loading

  1. Verilog-Coverage-Testbench Verilog-Coverage-Testbench Public

    A comprehensive Verilog testbench framework for code coverage analysis using QuestaSim

    Verilog 1

  2. NguyenThanhLuan6206 NguyenThanhLuan6206 Public

  3. 8b-timer 8b-timer Public

    8-bit Timer with APB Interface - SystemVerilog Design & Verification

    SystemVerilog