I'm currently pursuing my Ph.D. and would like to introduce Qihe, the first general-purpose framework for Verilog static analysis, a project I've dedicated four years of my doctoral research to developing. Feel free to give it a try!