cache-memory

Cache memory using verilog

Varible k-ways set associative cache memory implemented using LRU replacement algorithm. Testing done against traces from http://www.cs.toronto.edu/~reid/csc150/02f/a2/traces.html