Skip to content

Pull requests: TinyTapeout/ttsky-verilog-template

New pull request New
6 Open 15 Closed
6 Open 15 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Pull the tb.v top module name from info.yaml
#25 opened May 12, 2026 by gojimmypi Loading…
Update tb.v
#24 opened May 4, 2026 by icy-chidam Loading…
Add ULX3S ECP5 Support
#23 opened Apr 29, 2026 by gojimmypi Loading…
cambio3
#20 opened Apr 27, 2026 by isalopez9 Loading…
Add 4-bit counter project
#19 opened Apr 17, 2026 by EduHolg Loading…
fpga.yaml: add example 'with:' VERILOG_DEFINES and YOSYS_ARGS
#6 opened Sep 19, 2025 by dlmiles Loading…
ProTip! Adding no:label will show everything without a label.