Skip to content

VHDL Syntax: Add error tolerant parsing#471

Open
Schottkyc137 wants to merge 28 commits into
VHDL-LS:masterfrom
Schottkyc137:error-tolerant-parsing
Open

VHDL Syntax: Add error tolerant parsing#471
Schottkyc137 wants to merge 28 commits into
VHDL-LS:masterfrom
Schottkyc137:error-tolerant-parsing

Conversation

@Schottkyc137
Copy link
Copy Markdown
Contributor

Enable basic error tolerant parsing for VHDL Syntax and introduce a minimal vhdl_lint binary for verification.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant