Skip to content

Commit 28218b1

Browse files
author
anton schulte
committed
address PR
1 parent 3e37dd9 commit 28218b1

File tree

5 files changed

+10
-6
lines changed

5 files changed

+10
-6
lines changed

vunit/com/codec_vhdl_package.py

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -148,7 +148,7 @@ def _create_enumeration_of_all_msg_types(self):
148148

149149
msg_type_enumeration_types = []
150150
for record in self.record_types:
151-
if record.elements[0].identifier_List[0] == "msg_type":
151+
if record.elements[0].identifier_list[0] == "msg_type":
152152
msg_type_enumeration_types.append(record.elements[0].subtype_indication.code)
153153

154154
msg_type_enumeration_literals = []
@@ -276,7 +276,7 @@ def _get_records_with_an_initial_msg_type_element(self):
276276

277277
msg_type_record_types = []
278278
for record in self.record_types:
279-
if record.elements[0].identifier_List[0] == "msg_type":
279+
if record.elements[0].identifier_list[0] == "msg_type":
280280
msg_type_record_types.append(record)
281281

282282
return msg_type_record_types

vunit/configuration.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,8 @@
1212
import inspect
1313
from pathlib import Path
1414
from copy import copy
15-
from typing import Any, Callable, List, OrderedDict, Union
15+
from collections import OrderedDict
16+
from typing import Any, Callable, List, Union
1617
from vunit.sim_if.factory import SIMULATOR_FACTORY
1718

1819

vunit/project.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,8 @@
99
"""
1010
Functionality to represent and operate on a HDL code project
1111
"""
12-
from typing import List, Optional, Union, OrderedDict
12+
from collections import OrderedDict
13+
from typing import List, Optional, Union
1314
from pathlib import Path
1415
import logging
1516
from vunit.hashing import hash_string

vunit/test/bench.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,8 @@
1313
import re
1414
import bisect
1515
import collections
16-
from typing import Any, Iterable, List, Union, OrderedDict
16+
from collections import OrderedDict
17+
from typing import Any, Iterable, List, Union
1718
from ..ostools import file_exists
1819
from ..cached import cached
1920
from ..vhdl_parser import remove_comments as remove_vhdl_comments

vunit/test/bench_list.py

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,8 @@
1010

1111
import re
1212
import logging
13-
from typing import List, OrderedDict
13+
from typing import List
14+
from collections import OrderedDict
1415

1516
from vunit.source_file import SourceFile
1617
from .list import TestList

0 commit comments

Comments
 (0)