Skip to content

Commit b3cac17

Browse files
committed
Add builtin vivado libraries to compilation for Riviera to speed up elaboration
1 parent e732d0d commit b3cac17

File tree

1 file changed

+5
-0
lines changed

1 file changed

+5
-0
lines changed

vunit/sim_if/rivierapro.py

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -177,6 +177,10 @@ def compile_vhdl_file_command(self, source_file):
177177
"""
178178
Returns the command to compile a VHDL file
179179
"""
180+
libraries = []
181+
for library in self._libraries:
182+
if library.name not in ["simprims_ver", "unifast_ver", "unimacro_ver", "unisims_ver"]:
183+
libraries += ["-L", library.name]
180184

181185
return (
182186
[
@@ -185,6 +189,7 @@ def compile_vhdl_file_command(self, source_file):
185189
"-j",
186190
str(Path(self._sim_cfg_file_name).parent),
187191
]
192+
+ libraries
188193
+ source_file.compile_options.get("rivierapro.vcom_flags", [])
189194
+ [
190195
self._std_str(source_file.get_vhdl_standard()),

0 commit comments

Comments
 (0)