mlir-aie/programming_examples/ml/softmax/run_strix_makefile_whole_array_placed.lit at main · Xilinx/mlir-aie · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
// (c) Copyright 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
// REQUIRES: ryzen_ai_npu2, peano
//
// Test whole array placement with multiple configurations on NPU2 (Strix)
//
// RUN: mkdir -p %T/test_stx_whole_array
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile clean
//
// Test configuration: 1 column x 4 rows (default)
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile use_whole_array=1 devicename=npu2
// RUN: cd %T/test_stx_whole_array && %run_on_npu2% make -f %S/Makefile run use_whole_array=1 devicename=npu2 | FileCheck %s --check-prefix=CHECK-1x4
// CHECK-1x4: PASS
//
// Test configuration: 4 columns x 4 rows
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile clean
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile use_whole_array=1 whole_array_cols=4 whole_array_rows=4 devicename=npu2
// RUN: cd %T/test_stx_whole_array && %run_on_npu2% make -f %S/Makefile run use_whole_array=1 whole_array_cols=4 whole_array_rows=4 devicename=npu2 | FileCheck %s --check-prefix=CHECK-4x4
// CHECK-4x4: PASS
//
// Test configuration: 8 columns x 4 rows
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile clean
// RUN: cd %T/test_stx_whole_array && make -f %S/Makefile use_whole_array=1 whole_array_cols=8 whole_array_rows=4 devicename=npu2
// RUN: cd %T/test_stx_whole_array && %run_on_npu2% make -f %S/Makefile run use_whole_array=1 whole_array_cols=8 whole_array_rows=4 devicename=npu2 | FileCheck %s --check-prefix=CHECK-8x4
// CHECK-8x4: PASS