Skip to content
View YenLaurent's full-sized avatar
  • University of Electronic Science and Technology of China
  • No.2006, Xiyuan Ave, West Hi-Tech Zone, Chengdu, Sichuan

Highlights

  • Pro

Block or report YenLaurent

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ImageProcessBasedOnFPGA ImageProcessBasedOnFPGA Public

    Image Preprocessing Filtering & Ethernet Transmission System Based on Xilinx Artix-7 FPGA

    Verilog 4

  2. CiHLab-PreSCE-2025_Problem_2 CiHLab-PreSCE-2025_Problem_2 Public

    This repo is specially for CiH Lab's 2025 Pre Summer Camp Exam, showing the answer from Gemini with Deep Search, which is the No.2 problem of the exam.

    1

  3. chisel-bootcamp chisel-bootcamp Public

    Forked from freechipsproject/chisel-bootcamp

    Generator Bootcamp Material: Learn Chisel the Right Way

    Jupyter Notebook