Skip to content

abhishekgupta-1/Comp-Arch

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Single Cycle Data Implementation in Verilog

This repository contains some of the solutions of the labsheets.

Single Cycle Datapath was attempted.

Main file is SCDDataPath.v, and its testbench is in tb_SCD.v. For now instruction memory is loaded with R instrutions. Few components are left to support jump and branch instruction.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published