Skip to content
View adilsondias-engineer's full-sized avatar

Block or report adilsondias-engineer

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fpga-trading-systems fpga-trading-systems Public

    Complete end-to-end FPGA trading system: hardware acceleration (<5μs latency), kernel bypass (AF_XDP, DPDK), automated market maker, FIX 4.2 execution engine. 35 projects from Ethernet PHY to multi…

    VHDL 19 6

  2. 24-cpp-order-gateway 24-cpp-order-gateway Public

    C++ order gateway v2 - Enhanced performance and reliability

    C++

  3. 33-fpga-10gbe-phy-custom 33-fpga-10gbe-phy-custom Public

    A complete custom implementation of the 10GBASE-R Physical Layer (PHY) in VHDL. This implementation provides full control over the 10 Gigabit Ethernet physical layer without relying on encrypted ve…

    VHDL

  4. 34-fpga-tcp-itch-parser 34-fpga-tcp-itch-parser Public

    Implements multi-protocol market data parsing supporting NASDAQ (UDP/MoldUDP64), ASX (TCP/SoupBinTCP), and B3 Brazilian Exchange (UDP/SBE) market data feeds. Integrates with Project 33's 10GBASE-R …

    VHDL 1 1

  5. 38-fpga-order-book-10gbe 38-fpga-order-book-10gbe Public

    Order Book 10GbE - FPGA Order Book with UDP TX and Latency Measurement

    VHDL

  6. 36-cpp-bbo-ingress-low-latency 36-cpp-bbo-ingress-low-latency Public

    Ultra-low-latency DPDK network handler for BBO market data. Single-threaded, zero-allocation hot path with LMAX Disruptor IPC. Targets P99/P50 < 2.5x (vs 5.5x baseline). Features: branch hints, RDT…

    C++