Pinned Loading
-
fpga-trading-systems
fpga-trading-systems PublicComplete end-to-end FPGA trading system: hardware acceleration (<5μs latency), kernel bypass (AF_XDP, DPDK), automated market maker, FIX 4.2 execution engine. 35 projects from Ethernet PHY to multi…
-
24-cpp-order-gateway
24-cpp-order-gateway PublicC++ order gateway v2 - Enhanced performance and reliability
C++
-
33-fpga-10gbe-phy-custom
33-fpga-10gbe-phy-custom PublicA complete custom implementation of the 10GBASE-R Physical Layer (PHY) in VHDL. This implementation provides full control over the 10 Gigabit Ethernet physical layer without relying on encrypted ve…
VHDL
-
34-fpga-tcp-itch-parser
34-fpga-tcp-itch-parser PublicImplements multi-protocol market data parsing supporting NASDAQ (UDP/MoldUDP64), ASX (TCP/SoupBinTCP), and B3 Brazilian Exchange (UDP/SBE) market data feeds. Integrates with Project 33's 10GBASE-R …
-
38-fpga-order-book-10gbe
38-fpga-order-book-10gbe PublicOrder Book 10GbE - FPGA Order Book with UDP TX and Latency Measurement
VHDL
-
36-cpp-bbo-ingress-low-latency
36-cpp-bbo-ingress-low-latency PublicUltra-low-latency DPDK network handler for BBO market data. Single-threaded, zero-allocation hot path with LMAX Disruptor IPC. Targets P99/P50 < 2.5x (vs 5.5x baseline). Features: branch hints, RDT…
C++
If the problem persists, check the GitHub status page or contact support.