Skip to content
View adityasmalagi's full-sized avatar
10 followers · 12 following

Block or report adityasmalagi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
adityasmalagi/README.md

Hi 👋, I'm Aditya Malagi

I’m passionate about building at the intersection of hardware design and system-level innovation. My core interests lie in VLSI design, ASIC development, and FPGA-based prototyping—domains where performance, efficiency, and scalability converge.

Connect with me:

techwithadi_ adityasmalagi techwithadi_ tech with adi

Languages and Tools:

c cplusplus python

Support:

buymeacoffee adityasmalagi



Popular repositories Loading

  1. Python Python Public

    Python

  2. C-Plus-Plus C-Plus-Plus Public

    C++

  3. adityasmalagi adityasmalagi Public

  4. QP-Hub QP-Hub Public

    TypeScript

  5. Verilog Verilog Public

    Verilog

  6. FSM-Based-Sequence-Detector FSM-Based-Sequence-Detector Public

    Verilog