Skip to content

ADRV9026 readme & doc #1683

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 4 commits into
base: main
Choose a base branch
from
Open
Show file tree
Hide file tree
Changes from 2 commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
6 changes: 6 additions & 0 deletions docs/projects/adrv9026/index.rst
Original file line number Diff line number Diff line change
Expand Up @@ -17,6 +17,12 @@ Supported boards

- :adi:`ADRV9026/ADRV9029 <EVAL-ADRV9026>`

Supported devices
-------------------------------------------------------------------------------

- :adi:`ADRV9026/ADRV9029 <EVAL-ADRV9026>`
- ADRV9025
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

ADRV9025 has been added in the documentation, but not in the README files. There is no information about ADRV9025 on analog.com. What do we know about this part?

Copy link
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The ADRV9025 part existed but is now obsolete.


Supported carriers
-------------------------------------------------------------------------------

Expand Down
16 changes: 16 additions & 0 deletions projects/adrv9026/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,16 @@
# ADRV9026 HDL Project

- Evaluation board product page: [ADRV9026](https://www.analog.com/adrv9026)
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Suggested change
- Evaluation board product page: [ADRV9026](https://www.analog.com/adrv9026)
- Evaluation board product page: [EVAL-ADRV9026/ADRV9029](https://www.analog.com/eval-adrv9026)

Copy link
Collaborator Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Done, thanks.

- System documentation: https://wiki.analog.com/resources/eval/user-guides/adrv9026/quickstart
- HDL project documentation: https://analogdevicesinc.github.io/hdl/projects/adrv9026/index.html

## Supported parts

| Part name | Description |
|---------------------------------------------|-----------------------------------------------------------|
| [ADRV9026](https://www.analog.com/ADRV9026) | Integrated, Quad RF Transceiver with Observation Path |
| [ADRV9029](https://www.analog.com/ADRV9029) | Integrated, Quad RF Transceiver with Observation Path |

## Building the project

Please enter the folder for the FPGA carrier you want to use and read the README.md.
10 changes: 10 additions & 0 deletions projects/adrv9026/a10soc/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@
# ADRV9026/A10SOC HDL Project

## Building the project

```
cd projects/adrv9026/a10soc
make
```

Corresponding device tree: [socfpga_arria10_socdk_adrv9025.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm/boot/dts/intel/socfpga/socfpga_arria10_socdk_adrv9025.dts)
23 changes: 23 additions & 0 deletions projects/adrv9026/vcu118/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,23 @@
# ADRV9026/VCU118 HDL Project

## Building the project

```
cd projects/adrv9026/vcu118
make
```

All of the RX/TX link modes can be found in the [ADRV9026 data sheet](https://www.analog.com/media/radioverse-adrv9026/adrv9026.pdf). We offer support for only a few of them.

The overwritable parameters from the environment:

- JESD_MODE - link layer encoder mode used;
- 8B10B - 8b10b link layer defined in JESD204B, uses ADI IP as Physical layer
- 64B66B - 64b66b link layer defined in JESD204C, uses Xilinx IP as Physical layer
- [RX/TX]_LANE_RATE - lane rate of the [RX/TX] link (RX: MxFE to FPGA/TX: FPGA to MxFE)
- [RX/TX]_NUM_LINKS - [RX/TX] number of links, which matches the number of MxFE devices
- [RX/TX]_JESD_M - [RX/TX] number of converters per link
- [RX/TX]_JESD_L - [RX/TX] number of lanes per link
- [RX/TX]_JESD_S - [RX/TX] number of samples per converter per frame

Corresponding device tree: [vcu118_adrv9025.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/microblaze/boot/dts/vcu118_adrv9025.dts)
10 changes: 10 additions & 0 deletions projects/adrv9026/zcu102/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,10 @@
# ADRV9026/ZCU102 HDL Project

## Building the project

```
cd projects/adrv9026/zcu102
make
```
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This README should have the parameters and the data sheet specified as well


Corresponding device tree: [zynqmp-zcu102-rev10-adrv9025.dts](https://github.com/analogdevicesinc/linux/blob/main/arch/arm64/boot/dts/xilinx/zynqmp-zcu102-rev10-adrv9025.dts)
Loading