GitHub - b0-n0-b0/TesiTriennale-RISC-V: Porting part of an educationl Kernel from x86 to RISC-V · GitHub

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
kernel		kernel
.gitignore		.gitignore
Makefile		Makefile
slide.pdf		slide.pdf
tesi.pdf		tesi.pdf

About

Porting part of an educationl Kernel from x86 to RISC-V

Report repository

Releases

No releases published

Packages

Contributors

Languages