Popular repositories Loading

1. Flute Flute Public

   RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance

   Bluespec 383 64

2. Piccolo Piccolo Public

   RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

   Verilog 340 54

3. Toooba Toooba Public

   RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT

   Verilog 189 50

4. RISCV_gdbstub RISCV_gdbstub Public

   A gdbstub for connecting GDB to a RISC-V Debug Module

   C 29 9

5. AWSteria_Infra AWSteria_Infra Public

   "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)

   VHDL 19 7

6. Accel_AES Accel_AES Public

   Verilog 15 7