Spring Weekend

Added support for memory-mapped IO, memory-mapped UART backed by a a pseudo-terminal, memory-mapped block device backed by a filesystem image file. Added selectable machine timer registers (memory-mapped at standard addressed, and CSR-backed). Performance tweaks (instruction decode cache, word-aligned memory view). Added CircuitPython port. Compliance, robustness and debugging fixes. Better documentation.