Skip to content
Nightly Release

Nightly Release 2.x #649

Sign in to view logs

Nightly Release 2.x

Nightly Release 2.x #649

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Find Latest Release
31s
FPGA Suite (1.0, etrng, log) / check_cache
18s
FPGA Suite (1.0, etrng, log) / build_test_binaries
5m 17s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
5m 32s
FPGA Suite (1.0, etrng, nolog) / check_cache
20s
FPGA Suite (1.1, etrng, log) / build_test_binaries
5m 9s
FPGA Suite (1.1, etrng, nolog) / check_cache
25s
FPGA Suite (1.1, etrng, log) / check_cache
25s
FPGA Suite (1.1, etrng, nolog) / build_test_binaries
7m 20s
FPGA Suite (hw-latest, etrng, log) / check_cache
15s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
5m 33s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
5m 30s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
13s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
20s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
5m 46s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
5m 29s
FPGA Suite (hw-latest, itrng, log) / check_cache
21s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 53s
FPGA Suite (1.0, itrng, nolog) / check_cache
18s
sw-emulator Suite (etrng, log) / build_and_test
21m 20s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
5m 27s
FPGA Suite (1.0, itrng, log) / check_cache
23s
FPGA Suite (1.0, itrng, log) / build_test_binaries
7m 46s
FPGA Suite (1.1, itrng, log) / check_cache
12s
FPGA Suite (1.1, itrng, nolog) / check_cache
13s
FPGA Suite (1.1, itrng, log) / build_test_binaries
7m 12s
FPGA Suite (1.1, itrng, nolog) / build_test_binaries
5m 24s
sw-emulator Suite (itrng, log) / build_and_test
21m 14s
sw-emulator Suite (itrng, log) / build_and_test
21m 19s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 57s
sw-emulator Suite (itrng, nolog) / build_and_test
21m 0s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 44s
sw-emulator Suite (etrng, log) / build_and_test
21m 34s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 53s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 39s
sw-emulator Suite (etrng, log) / build_and_test
21m 21s
sw-emulator Suite (itrng, log) / build_and_test
21m 50s
FPGA Suite (1.1, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
-1s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
-1s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
-1s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
-1s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
-1s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, log) / build_bitstream
0s
FPGA Suite (1.1, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, etrng, log) / test_artifacts
16m 46s
FPGA Suite (1.0, etrng, log) / test_artifacts
17m 20s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
17m 30s
FPGA Suite (1.1, itrng, nolog) / test_artifacts
17m 32s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
45m 50s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
45m 16s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
17m 23s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
44m 15s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
45m 20s
FPGA Suite (1.1, itrng, log) / test_artifacts
17m 33s
FPGA Suite (1.1, etrng, nolog) / test_artifacts
16m 53s
FPGA Suite (1.0, itrng, log) / test_artifacts
17m 21s
Create New Release
5m 7s
Publish https://caliptra-sw.github.io/ / build
2m 45s
Publish https://caliptra-sw.github.io/ / deploy
10s
10h 56m 19s