Skip to content
Nightly Release

Nightly Release 2.x #685

Sign in to view logs

Nightly Release 2.x

Nightly Release 2.x #685

Run time

Learn about OS pricing on GitHub Actions
Job Run time
Find Latest Release
28s
FPGA Suite (1.0, etrng, nolog) / check_cache
15s
FPGA Suite (1.0, etrng, nolog) / build_test_binaries
5m 8s
FPGA Suite (1.0, etrng, log) / build_test_binaries
7m 20s
FPGA Suite (1.0, etrng, log) / check_cache
17s
FPGA Suite (1.0, itrng, log) / check_cache
17s
FPGA Suite (1.0, itrng, log) / build_test_binaries
5m 13s
FPGA Suite (1.1, etrng, nolog) / check_cache
23s
sw-emulator Suite (itrng, nolog) / build_and_test
20m 51s
FPGA Suite (1.1, etrng, nolog) / build_test_binaries
5m 20s
FPGA Suite (1.0, itrng, nolog) / build_test_binaries
5m 8s
FPGA Suite (hw-latest, etrng, log) / check_cache
17s
FPGA Suite (hw-latest, itrng, nolog) / build_test_binaries
5m 7s
sw-emulator Suite (etrng, log) / build_and_test
21m 56s
FPGA Suite (1.1, itrng, nolog) / check_cache
15s
FPGA Suite (hw-latest, etrng, nolog) / check_cache
16s
FPGA Suite (hw-latest, itrng, nolog) / check_cache
13s
FPGA Suite (1.1, etrng, log) / build_test_binaries
5m 52s
sw-emulator Suite (itrng, log) / build_and_test
21m 38s
FPGA Suite (hw-latest, etrng, log) / build_test_binaries
5m 13s
FPGA Suite (hw-latest, etrng, nolog) / build_test_binaries
5m 9s
FPGA Suite (1.1, itrng, log) / build_test_binaries
5m 37s
FPGA Suite (1.0, itrng, nolog) / check_cache
15s
FPGA Suite (1.1, itrng, log) / check_cache
13s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 56s
FPGA Suite (1.1, etrng, log) / check_cache
16s
FPGA Suite (hw-latest, itrng, log) / build_test_binaries
5m 37s
FPGA Suite (1.1, itrng, nolog) / build_test_binaries
5m 13s
FPGA Suite (hw-latest, itrng, log) / check_cache
15s
sw-emulator Suite (etrng, log) / build_and_test
21m 26s
sw-emulator Suite (itrng, nolog) / build_and_test
21m 8s
sw-emulator Suite (etrng, log) / build_and_test
21m 30s
sw-emulator Suite (itrng, log) / build_and_test
21m 24s
sw-emulator Suite (etrng, nolog) / build_and_test
20m 49s
sw-emulator Suite (itrng, log) / build_and_test
21m 47s
sw-emulator Suite (itrng, nolog) / build_and_test
21m 32s
sw-emulator Suite (etrng, nolog) / build_and_test
21m 2s
FPGA Suite (1.1, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.1, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, nolog) / build_bitstream
-1s
FPGA Suite (hw-latest, itrng, nolog) / build_kernel_modules
-1s
FPGA Suite (hw-latest, itrng, nolog) / cache_fpga_bitstream_artifact
-1s
FPGA Suite (1.0, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, itrng, log) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / build_kernel_modules
0s
FPGA Suite (1.0, itrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, nolog) / build_bitstream
0s
FPGA Suite (1.1, itrng, nolog) / cache_fpga_bitstream_artifact
-1s
FPGA Suite (1.1, itrng, nolog) / build_bitstream
-1s
FPGA Suite (1.1, itrng, nolog) / build_kernel_modules
-1s
FPGA Suite (1.0, itrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, itrng, log) / build_bitstream
0s
FPGA Suite (1.0, itrng, log) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, log) / build_bitstream
0s
FPGA Suite (hw-latest, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, log) / build_kernel_modules
-1s
FPGA Suite (1.1, etrng, log) / build_bitstream
-1s
FPGA Suite (1.1, etrng, log) / cache_fpga_bitstream_artifact
-1s
FPGA Suite (hw-latest, etrng, nolog) / build_kernel_modules
0s
FPGA Suite (hw-latest, etrng, nolog) / cache_fpga_bitstream_artifact
0s
FPGA Suite (hw-latest, etrng, nolog) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / build_bitstream
0s
FPGA Suite (1.0, etrng, log) / cache_fpga_bitstream_artifact
0s
FPGA Suite (1.0, etrng, log) / build_kernel_modules
0s
FPGA Suite (1.1, etrng, nolog) / build_bitstream
-1s
FPGA Suite (1.1, etrng, nolog) / cache_fpga_bitstream_artifact
-1s
FPGA Suite (1.1, etrng, nolog) / build_kernel_modules
-1s
FPGA Suite (1.0, etrng, nolog) / test_artifacts
17m 35s
FPGA Suite (1.0, itrng, log) / test_artifacts
17m 38s
FPGA Suite (hw-latest, itrng, nolog) / test_artifacts
45m 39s
FPGA Suite (1.0, itrng, nolog) / test_artifacts
17m 35s
FPGA Suite (hw-latest, etrng, log) / test_artifacts
45m 5s
FPGA Suite (hw-latest, etrng, nolog) / test_artifacts
44m 22s
FPGA Suite (1.1, itrng, nolog) / test_artifacts
17m 37s
FPGA Suite (1.1, etrng, nolog) / test_artifacts
16m 57s
FPGA Suite (1.1, itrng, log) / test_artifacts
17m 35s
FPGA Suite (1.1, etrng, log) / test_artifacts
16m 50s
FPGA Suite (hw-latest, itrng, log) / test_artifacts
45m 57s
FPGA Suite (1.0, etrng, log) / test_artifacts
17m 21s
Create New Release
5m 0s
Publish https://caliptra-sw.github.io/ / build
2m 53s
Publish https://caliptra-sw.github.io/ / deploy
11s
10h 53m 39s