Skip to content

Commit 1320ef5

Browse files
committed
Rename I2C test modules
1 parent d41c4e9 commit 1320ef5

File tree

4 files changed

+6
-6
lines changed

4 files changed

+6
-6
lines changed

clash-cores/clash-cores.cabal

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -180,8 +180,8 @@ test-suite unittests
180180

181181
other-Modules:
182182
Test.Cores.I2C
183-
Test.Cores.I2C.I2CConfig
184-
Test.Cores.I2C.I2CSlave
183+
Test.Cores.I2C.Config
184+
Test.Cores.I2C.Slave
185185
Test.Cores.Internal.SampleSPI
186186
Test.Cores.Internal.Signals
187187
Test.Cores.SPI

clash-cores/test/Test/Cores/I2C.hs

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,8 +7,8 @@ import qualified Data.List as L
77
import Clash.Explicit.Prelude
88
import Clash.Cores.I2C
99

10-
import Test.Cores.I2C.I2CSlave
11-
import Test.Cores.I2C.I2CConfig
10+
import Test.Cores.I2C.Slave
11+
import Test.Cores.I2C.Config
1212

1313
system0 :: Clock System -> Reset System -> Signal System (Vec 16 (Unsigned 8), Bool, Bool)
1414
system0 clk arst = bundle (regFile,done,fault)

clash-cores/test/Test/Cores/I2C/I2CConfig.hs renamed to clash-cores/test/Test/Cores/I2C/Config.hs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
{-# LANGUAGE CPP #-}
22

3-
module Test.Cores.I2C.I2CConfig where
3+
module Test.Cores.I2C.Config where
44

55
import Clash.Prelude
66
import Clash.Explicit.SimIO

clash-cores/test/Test/Cores/I2C/I2CSlave.hs renamed to clash-cores/test/Test/Cores/I2C/Slave.hs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
{-# LANGUAGE CPP #-}
22

3-
module Test.Cores.I2C.I2CSlave where
3+
module Test.Cores.I2C.Slave where
44

55
import Clash.Prelude
66
import Clash.Explicit.SimIO

0 commit comments

Comments
 (0)