Skip to content
View devinatkin's full-sized avatar

Highlights

  • Pro

Organizations

@Alberta2514640

Block or report devinatkin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please donโ€™t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
devinatkin/README.md

๐Ÿ‘‹ Hi, Iโ€™m @devinatkin

I'm a PhD candidate finishing up my work at the University of Calgary, researching CMOS Image Sensors with a focus on high-speed and wide dynamic range performance.

๐Ÿ”— Connect with Me

  • LinkedIn: LinkedIn
  • Personal Website: GitHub Pages

๐ŸŒ Other Platforms

DigitalOcean oxio TierHive

Popular repositories Loading

  1. tt04-arduino-gpu-vga tt04-arduino-gpu-vga Public archive

    Forked from TinyTapeout/tt04-submission-template

    Submission template for Tiny Tapeout 04. The intention is to design a SPI accessible VGA output with simple commands.

    Verilog 4

  2. tt07-dual-oscillator tt07-dual-oscillator Public

    Two Oscillator Outputs 13Mhz, 14Mhz Target Frequencies

    Makefile 4

  3. tt06-fastreadout tt06-fastreadout Public

    Prototyping A Fast Readout For an Image Sensor

    Verilog 2

  4. tt09-basys3-uart-link tt09-basys3-uart-link Public

    16 Led Outputs, 16 Switches, 5 Buttons, 4 Digit 7 Segment over 115200

    SystemVerilog 2

  5. SystemVerilogVGA SystemVerilogVGA Public archive

    A bunch of code I wrote to initialize the VGA output on a basys 3 board

    SystemVerilog 1

  6. tt05-stopwatch tt05-stopwatch Public

    A Stop Watch Project based on the code provided to students in ENEL 453.

    SystemVerilog 1