-
Notifications
You must be signed in to change notification settings - Fork 5
pre-commit: PR128111 #2150
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
pre-commit: PR128111 #2150
Conversation
runner: buildkitsandbox 1597 files changed, 1572960 insertions(+), 1593671 deletions(-)
1 1 bench/abc/optimized/bmcBmc3.ll |
Summary of Major Changes in the LLVM IR Diff
High-Level OverviewThe patch primarily focuses on simplifying control flow, optimizing memory access patterns, and reducing unnecessary instructions in the LLVM Intermediate Representation (IR). Key areas of improvement include:
These changes collectively contribute to a more efficient and maintainable LLVM IR, which can result in better performance and smaller binary sizes after compilation. The optimizations appear to be focused on removing redundancy and simplifying the logic, making the generated code easier for the backend to optimize further. model: qwen-plus-latest |
@@ -430,10 +430,11 @@ define dso_local range(i64 -66, 13) i64 @HUF_buildCTable_wksp(ptr noundef captur | |||
|
|||
18: ; preds = %16 | |||
%19 = icmp eq i32 %3, 0 | |||
tail call void @llvm.memset.p0.i64(ptr noundef nonnull align 4 dereferenceable(4096) %13, i8 0, i64 4096, i1 false) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Regression
%conv.i.i.i.i.i.i.i = zext i32 %agg.tmp.sroa.0.0.copyload.i.i.i.i to i64 | ||
%add.i.i.i.i.i.i.i = add i64 %conv.i.i.i.i.i.i.i, %18 | ||
%19 = inttoptr i64 %add.i.i.i.i.i.i.i to ptr | ||
%cond.i.i.i.i.i.i = select i1 %cmp.i.not.i.i.i.i.i.i, ptr null, ptr %19 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Regression
@@ -777,7 +777,9 @@ _ZN4core3ops8function5FnMut8call_mut17h33940878987a20c1E.exit55.i.i: ; preds = % | |||
; Function Attrs: inlinehint nonlazybind uwtable | |||
define internal void @"_ZN114_$LT$core..iter..adapters..flatten..FlatMap$LT$I$C$U$C$F$GT$$u20$as$u20$core..iter..traits..iterator..Iterator$GT$4next17hf0b4bd35edd4f090E"(ptr noalias noundef writeonly sret({ i64, [3 x i64] }) align 8 captures(none) dereferenceable(32) %0, ptr noalias noundef align 8 captures(none) dereferenceable(88) %1) unnamed_addr #3 personality ptr @rust_eh_personality { | |||
%3 = alloca { i64, [2 x i64] }, align 8 | |||
%.sroa.5.i4.i = alloca [3 x i64], align 8 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Regression.
@@ -3642,13 +3642,15 @@ define internal void @zend_file_cache_serialize_class(ptr noundef captures(none) | |||
br i1 %.not11101272, label %.loopexit1258, label %.lr.ph1275 | |||
|
|||
.lr.ph1275: ; preds = %628 | |||
%.not1109 = icmp eq ptr %612, %615 | |||
%spec.select1251 = select i1 %.not1109, ptr null, ptr %634 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Regression.
Link: llvm/llvm-project#128111
Requested by: @dtcxzyw