Skip to content

Add configuration file for ESPLAY-S3 target #265

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
zezhi-jingzhi wants to merge 2 commits into
base: master
Choose a base branch
from
Open

Add configuration file for ESPLAY-S3 target #265

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
e169c19
Add configuration file for ESPLAY-S3 target
zezhi-jingzhi Dec 23, 2025
b4f0555
Add files via upload
zezhi-jingzhi Dec 23, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
176 changes: 176 additions & 0 deletions components/retro-go/targets/esplay-s3/config.h
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,176 @@
// Target definition
#define RG_TARGET_NAME "ESPLAY-S3"

// Storage
#define RG_STORAGE_ROOT "/sd"
// #define RG_STORAGE_SDSPI_HOST SPI2_HOST
// #define RG_STORAGE_SDSPI_SPEED SDMMC_FREQ_DEFAULT
#define RG_STORAGE_SDMMC_HOST SDMMC_HOST_SLOT_1
#define RG_STORAGE_SDMMC_SPEED SDMMC_FREQ_DEFAULT

// #define LCD_320 0
// #define RG_STORAGE_FLASH_PARTITION "vfs"

// GPIO Extender
// #define RG_I2C_GPIO_DRIVER 0 // 1 = AW9523, 2 = PCF9539, 3 = MCP23017
// #define RG_I2C_GPIO_ADDR 0x20

// Audio
#define RG_AUDIO_USE_INT_DAC 0 // 0 = Disable, 1 = GPIO25, 2 = GPIO26, 3 = Both
#define RG_AUDIO_USE_EXT_DAC 1 // 0 = Disable, 1 = Enable

// Video
#define RG_SCREEN_DRIVER 0 // 0 = ILI9341/ST7789
#define RG_SCREEN_HOST SPI2_HOST
#if defined(LCD_320)
#define RG_SCREEN_SPEED SPI_MASTER_FREQ_40M
#else
#define RG_SCREEN_SPEED SPI_MASTER_FREQ_80M
#endif
#define RG_SCREEN_BACKLIGHT 1

#if defined(LCD_320)
#define RG_SCREEN_WIDTH 320
#define RG_SCREEN_HEIGHT 320
#else
#define RG_SCREEN_WIDTH 240
#define RG_SCREEN_HEIGHT 240
#endif

#define RG_SCREEN_ROTATE 0
#define RG_SCREEN_VISIBLE_AREA {0, 0, 0, 0}
#define RG_SCREEN_SAFE_AREA {0, 0, 0, 0}


//ILI9341_CMD(0xE0, {0xD0, 0x00, 0x05, 0x0E, 0x15, 0x0D, 0x37, 0x43, 0x47, 0x09, 0x15, 0x12, 0x16, 0x19});
//ILI9341_CMD(0xE1, {0xD0, 0x00, 0x05, 0x0D, 0x0C, 0x06, 0x2D, 0x44, 0x40, 0x0E, 0x1C, 0x18, 0x16, 0x19});
#if defined(LCD_320)
#define RG_SCREEN_INIT()\
ILI9341_CMD(0x11);\
ILI9341_CMD(0xF0, {0xC3});\
ILI9341_CMD(0xF0, {0x96});\
ILI9341_CMD(0xB4, {0x01});\
ILI9341_CMD(0xB7, {0xC6});\
ILI9341_CMD(0xB9, {0x02});\
ILI9341_CMD(0xC0, {0xF0, 0x65});\
ILI9341_CMD(0xC1, {0x15});\
ILI9341_CMD(0xC2, {0xAF});\
ILI9341_CMD(0xC5, {0x22});\
ILI9341_CMD(0xE8, {0x40, 0x8A, 0x00, 0x00, 0x29, 0x19, 0xA5, 0x33});\
ILI9341_CMD(0xE0, {0xD0, 0x04, 0x08, 0x09, 0x08, 0x15, 0x2F, 0x42, 0x46, 0x28, 0x15, 0x16, 0x29, 0x2D});\
ILI9341_CMD(0xE1, {0xD0, 0x04, 0x09, 0x09, 0x08, 0x15, 0x2E, 0x46, 0x46, 0x28, 0x15, 0x15, 0x29, 0x2D});\
ILI9341_CMD(0xF0, {0x3C});\
ILI9341_CMD(0xF0, {0x69});\
ILI9341_CMD(0x29);\
ILI9341_CMD(0x21);\
ILI9341_CMD(0x3A, {0x55});\
ILI9341_CMD(0x36, {0x48});
#else
#define RG_SCREEN_INIT()\
ILI9341_CMD(0x3A, {0x05}); \
ILI9341_CMD(0xB2, {0x1F, 0x1F, 0x00, 0x33, 0x33});\
ILI9341_CMD(0xB7, {0x35});\
ILI9341_CMD(0xBB, {0x20});\
ILI9341_CMD(0xC0, {0x2C});\
ILI9341_CMD(0xC2, {0x01});\
ILI9341_CMD(0xC3, {0x01});\
ILI9341_CMD(0xC4, {0x18});\
ILI9341_CMD(0xC6, {0x13});\
ILI9341_CMD(0xD0, {0xA4, 0xA1});\
ILI9341_CMD(0xD6, {0xA1});\
ILI9341_CMD(0xE0, {0xF0, 0x04, 0x07, 0x04, 0x04, 0x04, 0x25, 0x33, 0x3C, 0x36, 0x14, 0x12, 0x29, 0x30});\
ILI9341_CMD(0xE1, {0xF0, 0x02, 0x04, 0x05, 0x05, 0x21, 0x25, 0x32, 0x3B, 0x38, 0x12, 0x14, 0x27, 0x31});\
ILI9341_CMD(0xE4, {0x1D, 0x00, 0x00});\
ILI9341_CMD(0x21, {0x80});\
ILI9341_CMD(0x29, {0x80});\
ILI9341_CMD(0x2C, {0x80});
#endif

/*
ILI9341_CMD(0x3A, {0x55}); \
ILI9341_CMD(0x0c, {0x0c, 0x00, 0x33, 0x33});\
ILI9341_CMD(0xB7, {0x72});\
ILI9341_CMD(0xBB, {0x3d});\
ILI9341_CMD(0xC0, {0x2C});\
ILI9341_CMD(0xC2, {0x01, 0xFF});\
ILI9341_CMD(0xC3, {0x19});\
ILI9341_CMD(0xC4, {0x20});\
ILI9341_CMD(0xC6, {0x0f});\
ILI9341_CMD(0xD0, {0xA4, 0xA1});\
ILI9341_CMD(0xE0, {0xD2, 0x01, 0x08, 0x14, 0x1E, 0x12, 0x3A, 0x48, 0x4C, 0x0B, 0x18, 0x15, 0x1A, 0x1F});\
ILI9341_CMD(0xE1, {0xD2, 0x01, 0x08, 0x13, 0x1C, 0x09, 0x33, 0x4A, 0x46, 0x10, 0x1F, 0x1B, 0x1A, 0x1F});\
ILI9341_CMD(0x21, {0x80});\
ILI9341_CMD(0x11, {0x80});\
ILI9341_CMD(0x29, {0x80});
*/

// Input
// Refer to rg_input.h to see all available RG_KEY_* and RG_GAMEPAD_*_MAP types
/*
#define RG_GAMEPAD_I2C_MAP {\
{RG_KEY_UP, .num = 2, .level = 0},\
{RG_KEY_RIGHT, .num = 5, .level = 0},\
{RG_KEY_DOWN, .num = 3, .level = 0},\
{RG_KEY_LEFT, .num = 4, .level = 0},\
{RG_KEY_SELECT, .num = 1, .level = 0},\
{RG_KEY_START, .num = 0, .level = 0},\
{RG_KEY_A, .num = 6, .level = 0},\
{RG_KEY_B, .num = 7, .level = 0},\
}


#define RG_GAMEPAD_ADC_MAP {\
{RG_KEY_UP, ADC_UNIT_1, ADC_CHANNEL_0, ADC_ATTEN_DB_11, 3072, 4096},\
{RG_KEY_RIGHT, ADC_UNIT_1, ADC_CHANNEL_1, ADC_ATTEN_DB_11, 1024, 3071},\
{RG_KEY_DOWN, ADC_UNIT_1, ADC_CHANNEL_0, ADC_ATTEN_DB_11, 1024, 3071},\
{RG_KEY_LEFT, ADC_UNIT_1, ADC_CHANNEL_1, ADC_ATTEN_DB_11, 3072, 4096},\
}
*/
#define RG_GAMEPAD_GPIO_MAP {\
{RG_KEY_UP, .num = GPIO_NUM_21, .pullup = 1, .level = 0},\
{RG_KEY_RIGHT, .num = GPIO_NUM_2, .pullup = 1, .level = 0},\
{RG_KEY_DOWN, .num = GPIO_NUM_1, .pullup = 1, .level = 0},\
{RG_KEY_LEFT, .num = GPIO_NUM_46, .pullup = 1, .level = 0},\
{RG_KEY_X, .num = GPIO_NUM_16, .pullup = 1, .level = 0},\
{RG_KEY_Y, .num = GPIO_NUM_17, .pullup = 1, .level = 0},\
{RG_KEY_MENU, .num = GPIO_NUM_9, .pullup = 1, .level = 0},\
{RG_KEY_A, .num = GPIO_NUM_18, .pullup = 1, .level = 0},\
{RG_KEY_B, .num = GPIO_NUM_5, .pullup = 1, .level = 0},\
{RG_KEY_SELECT, .num = GPIO_NUM_8, .pullup = 1, .level = 0},\
{RG_KEY_START, .num = GPIO_NUM_38, .pullup = 1, .level = 0},\
}

// Battery
#define RG_BATTERY_DRIVER 1
#define RG_BATTERY_ADC_UNIT ADC_UNIT_1
#define RG_BATTERY_ADC_CHANNEL ADC_CHANNEL_3
#define RG_BATTERY_CALC_PERCENT(raw) (((raw) * 2.f - 3500.f) / (4000.f - 3500.f) * 100.f)
#define RG_BATTERY_CALC_VOLTAGE(raw) ((raw) * 2.f * 0.001f)


// Status LED
#define RG_GPIO_LED GPIO_NUM_NC

// I2C BUS
// #define RG_GPIO_I2C_SDA GPIO_NUM_NC
// #define RG_GPIO_I2C_SCL GPIO_NUM_NC

// SPI Display
#define RG_GPIO_LCD_MISO GPIO_NUM_NC
#define RG_GPIO_LCD_MOSI GPIO_NUM_11
#define RG_GPIO_LCD_CLK GPIO_NUM_14
#define RG_GPIO_LCD_CS GPIO_NUM_12
#define RG_GPIO_LCD_DC GPIO_NUM_13
#define RG_GPIO_LCD_BCKL GPIO_NUM_10
#define RG_GPIO_LCD_RST GPIO_NUM_NC

// SPI SD Card
#define RG_GPIO_SDMMC_CMD GPIO_NUM_41
#define RG_GPIO_SDMMC_CLK GPIO_NUM_40
#define RG_GPIO_SDMMC_D0 GPIO_NUM_39

// External I2S DAC
#define RG_GPIO_SND_I2S_BCK GPIO_NUM_15
#define RG_GPIO_SND_I2S_WS GPIO_NUM_7
#define RG_GPIO_SND_I2S_DATA GPIO_NUM_6
#define RG_GPIO_SND_AMP_ENABLE GPIO_NUM_3
4 changes: 4 additions & 0 deletions components/retro-go/targets/esplay-s3/env.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
import os

os.environ["IDF_TARGET"] = "esp32s3"
os.environ["FW_FORMAT"] = "esplay"
178 changes: 178 additions & 0 deletions components/retro-go/targets/esplay-s3/sdkconfig
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,178 @@
#
# Serial flasher config
#
CONFIG_ESPTOOLPY_PORT="/dev/ttyUSB0"
CONFIG_ESPTOOLPY_BAUD_115200B=n
CONFIG_ESPTOOLPY_BAUD_230400B=n
CONFIG_ESPTOOLPY_BAUD_921600B=y
CONFIG_ESPTOOLPY_BAUD_2MB=n
CONFIG_ESPTOOLPY_BAUD=921600
CONFIG_ESPTOOLPY_COMPRESSED=y
CONFIG_ESPTOOLPY_FLASHMODE="dio"
CONFIG_ESPTOOLPY_FLASHFREQ_80M=y
CONFIG_ESPTOOLPY_FLASHFREQ_40M=n
CONFIG_ESPTOOLPY_FLASHFREQ_26M=n
CONFIG_ESPTOOLPY_FLASHFREQ_20M=n
CONFIG_ESPTOOLPY_FLASHFREQ="80m"
CONFIG_ESPTOOLPY_FLASHSIZE_1MB=n
CONFIG_ESPTOOLPY_FLASHSIZE_2MB=n
CONFIG_ESPTOOLPY_FLASHSIZE_4MB=n
CONFIG_ESPTOOLPY_FLASHSIZE_8MB=n
CONFIG_ESPTOOLPY_FLASHSIZE_16MB=y
CONFIG_ESPTOOLPY_FLASHSIZE="16MB"
CONFIG_ESPTOOLPY_FLASHSIZE_DETECT=y
CONFIG_ESPTOOLPY_FLASHMODE_QIO=y

#
# Compiler options
#
CONFIG_COMPILER_OPTIMIZATION_DEFAULT=n
CONFIG_COMPILER_OPTIMIZATION_SIZE=y
# IMPORTANT: ENABLE=y adds almost 50K to the executable, can't fit in our current 2.5MB goal...
CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_ENABLE=n
CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_DISABLE=n
CONFIG_COMPILER_CXX_EXCEPTIONS=n
CONFIG_COMPILER_STACK_CHECK_MODE_NONE=y
CONFIG_COMPILER_STACK_CHECK_MODE_NORM=n
CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=n
CONFIG_COMPILER_STACK_CHECK_MODE_ALL=n
CONFIG_COMPILER_STACK_CHECK=n

#
# SPI configuration
#
CONFIG_SPI_MASTER_IN_IRAM=y
CONFIG_SPI_MASTER_ISR_IN_IRAM=y

#
# ESP32-specific
#
CONFIG_ESP32S3_DEFAULT_CPU_FREQ_40=n
CONFIG_ESP32S3_DEFAULT_CPU_FREQ_160=n
CONFIG_ESP32S3_DEFAULT_CPU_FREQ_240=y
CONFIG_ESP32S3_DEFAULT_CPU_FREQ_MHZ=240
CONFIG_ESP_SYSTEM_PANIC_PRINT_HALT=n
CONFIG_ESP_SYSTEM_PANIC_PRINT_REBOOT=y
CONFIG_ESP_SYSTEM_PANIC_SILENT_REBOOT=n
CONFIG_ESP_SYSTEM_PANIC_GDBSTUB=n
CONFIG_ESP_DEBUG_OCDAWARE=n
CONFIG_ESP_MAIN_TASK_STACK_SIZE=8192
CONFIG_ESP_INT_WDT=y
CONFIG_ESP_TASK_WDT=n
CONFIG_NEWLIB_NANO_FORMAT=y

#
# SPI RAM config
#
CONFIG_ESP32S3_SPIRAM_SUPPORT=y
CONFIG_SPIRAM=y
CONFIG_SPIRAM_BOOT_INIT=y
CONFIG_SPIRAM_IGNORE_NOTFOUND=y
CONFIG_SPIRAM_USE_MEMMAP=n
CONFIG_SPIRAM_USE_CAPS_ALLOC=n
CONFIG_SPIRAM_USE_MALLOC=y
CONFIG_SPIRAM_TYPE_AUTO=y
CONFIG_SPIRAM_TYPE_ESPPSRAM32=n
CONFIG_SPIRAM_TYPE_ESPPSRAM64=n
CONFIG_SPIRAM_SIZE=-1
CONFIG_SPIRAM_SPEED_40M=n
CONFIG_SPIRAM_SPEED_80M=y
CONFIG_SPIRAM_MEMTEST=y
CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=32768
CONFIG_SPIRAM_MALLOC_RESERVE_INTERNAL=32768
CONFIG_SPIRAM_ALLOW_BSS_SEG_EXTERNAL_MEMORY=y
# CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY=y
CONFIG_SPIRAM_MODE_OCT=y
CONFIG_SPIRAM_CLK_IO=30
CONFIG_SPIRAM_CS_IO=26

#
# FAT Filesystem support
#
CONFIG_FATFS_CODEPAGE_437=y
CONFIG_FATFS_CODEPAGE=437
CONFIG_FATFS_LFN_NONE=n
CONFIG_FATFS_LFN_HEAP=y
CONFIG_FATFS_LFN_STACK=n
CONFIG_FATFS_MAX_LFN=255
CONFIG_FATFS_USE_FASTSEEK=y
CONFIG_FATFS_API_ENCODING_UTF_8=y

#
# FreeRTOS
#
CONFIG_FREERTOS_HZ=100
CONFIG_FREERTOS_CHECK_STACKOVERFLOW_NONE=n
CONFIG_FREERTOS_CHECK_STACKOVERFLOW_PTRVAL=y
CONFIG_FREERTOS_CHECK_STACKOVERFLOW_CANARY=n
CONFIG_FREERTOS_ASSERT_FAIL_ABORT=y
CONFIG_FREERTOS_ASSERT_FAIL_PRINT_CONTINUE=n
CONFIG_FREERTOS_ASSERT_DISABLE=n
CONFIG_FREERTOS_IDLE_TASK_STACKSIZE=1024
CONFIG_FREERTOS_USE_TRACE_FACILITY=n
CONFIG_FREERTOS_GENERATE_RUN_TIME_STATS=n
CONFIG_FREERTOS_CHECK_MUTEX_GIVEN_BY_OWNER=n

#
# Log output
#
CONFIG_LOG_DEFAULT_LEVEL_NONE=n
CONFIG_LOG_DEFAULT_LEVEL_ERROR=n
CONFIG_LOG_DEFAULT_LEVEL_WARN=y
CONFIG_LOG_DEFAULT_LEVEL_INFO=n
CONFIG_LOG_DEFAULT_LEVEL_DEBUG=n
CONFIG_LOG_DEFAULT_LEVEL_VERBOSE=n
CONFIG_LOG_DEFAULT_LEVEL=2
CONFIG_LOG_COLORS=y

#
# Misc
#
CONFIG_APP_BUILD_BOOTLOADER=n

#
# HTTP Server
#
CONFIG_HTTPD_MAX_REQ_HDR_LEN=1024
CONFIG_HTTPD_MAX_URI_LEN=1024

#
# TLS
#
# Not ideal but I don't want to deal with CAs right now :(
CONFIG_ESP_TLS_INSECURE=y
CONFIG_ESP_TLS_SKIP_SERVER_CERT_VERIFY=y

#
# SPI Flash driver
#
CONFIG_SPI_FLASH_ENABLE_ENCRYPTED_READ_WRITE=n

#
# Wi-Fi
#
CONFIG_ESP_WIFI_NVS_ENABLED=n

#
# Ethernet
#
CONFIG_ETH_USE_ESP32_EMAC=n
CONFIG_ETH_USE_SPI_ETHERNET=n
CONFIG_ETH_USE_OPENETH=n

#
# Silence deprecations because I have no intention of fixing them right now
#
CONFIG_ADC_SUPPRESS_DEPRECATE_WARN=y
CONFIG_I2S_SUPPRESS_DEPRECATE_WARN=y

#
# Partition table
#
# CONFIG_PARTITION_TABLE_SINGLE_APP is not set
# CONFIG_PARTITION_TABLE_SINGLE_APP_LARGE is not set
# CONFIG_PARTITION_TABLE_TWO_OTA is not set
CONFIG_PARTITION_TABLE_CUSTOM=y
CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="../partitions.csv"
CONFIG_PARTITION_TABLE_FILENAME="../partitions.csv"