Skip to content

RVV updated for 128 and 256 bit platforms and fp16 intrinsics. #787

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

adcastel
Copy link
Contributor

This commit includes the extended rvv backend that I employed in the PDP and ISC workshop papers. It has been tested in 4 different RISC-V devices (Xuantie c906, c908, c910, and Banana PI F3)

Copy link

codecov bot commented May 29, 2025

Codecov Report

Attention: Patch coverage is 14.28571% with 6 lines in your changes missing coverage. Please review.

Project coverage is 88.34%. Comparing base (35ccaa7) to head (9e671f5).

Files with missing lines Patch % Lines
src/exo/platforms/rvv.py 14.28% 6 Missing ⚠️
Additional details and impacted files
@@            Coverage Diff             @@
##             main     #787      +/-   ##
==========================================
- Coverage   88.36%   88.34%   -0.03%     
==========================================
  Files          97       97              
  Lines       21810    21817       +7     
==========================================
+ Hits        19273    19274       +1     
- Misses       2537     2543       +6     

☔ View full report in Codecov by Sentry.
📢 Have feedback on the report? Share it here.

🚀 New features to boost your workflow:
  • ❄️ Test Analytics: Detect flaky tests, report on failures, and find test suite problems.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant