[Celestica] Leh800bcls: Config: Add gpioChipPin 0 in scm_cpld of fw_util according to the EVT2 HW update

[chee-zhang]

Pre-submission checklist

• I've ran the linters locally and fixed lint errors related to the files I modified in this PR. You can install the linters by running pip install -r requirements-dev.txt && pre-commit install
• pre-commit run

  clang-format.........................................(no files to check)Skipped
  shellcheck...........................................(no files to check)Skipped
  shfmt................................................(no files to check)Skipped
  trim trailing whitespace.................................................Passed
  fix end of files.........................................................Passed
  check yaml...........................................(no files to check)Skipped
  check json...............................................................Passed
  check for merge conflicts................................................Passed
  ruff check...........................................(no files to check)Skipped
  ruff format..........................................(no files to check)Skipped
  Prevent sai_impl in fboss manifest.......................................Passed

Summary

The EVT2 HW has added MUX between IOB_FPGA and SCM_CPLD, need to add gpioChipPin 0

Test Plan

fw_util.txt