arcv: FPU latencies for RHX-100#251
Merged
Merged
Conversation
Contributor
|
FMADD seems like an instruction that could be used often, maybe it's worth creating a guard to also model the FMADD/DMADD 3rd operand bypass? |
exur00
approved these changes
May 11, 2026
Contributor
Author
Definitely. Perhaps in a subsequent patch though. |
MichielDerhaeg
force-pushed
the
michiel/rhx100_fpu
branch
2 times, most recently
from
270ce4a to
634ab16
Compare
Contributor
Author
|
/ci |
luismgsilva
approved these changes
May 12, 2026
MichielDerhaeg
force-pushed
the
michiel/rhx100_fpu
branch
from
369ca4d to
55e81dc
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
3 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
No description provided.