Skip to content

Updating_mimcap_names #70

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
FaragElsayed2 wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Updating_mimcap_names #70

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions docs/analog/model_parameters/LV/LV_7.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -17,11 +17,11 @@

**General Syntax:**

Xxx node_1 node_2 mimcap_model_name w = l=
Xxx node_1 node_2 cap_mim_model_name w = l=

**Examples:**

Xc1 1 2 mimcap_1p0fF w=50u l=50u
Xc1 1 2 cap_mim_1f0_m2m3_noshield w=50u l=50u

7.2 How to use the Models
-------------------------
Expand Down
2 changes: 1 addition & 1 deletion docs/analog/model_parameters/LV/tables_clear/00_rev.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -173,7 +173,7 @@ ppolyf_u_2k_6p0

4. Added mismatch model for pplus_u/npolyf_u/ppolyf_u/nplus_u

5. Added global statistical model for cap_mim_1p0fF/cap_mim_1p5fF/cap_mim_2p0fF
5. Added global statistical model for cap_mim_1f0/cap_mim_1f5/cap_mim_2f0

6. Added global & mismatch model for pnp_05p00x05p00/ pnp_10p00x00p42/ pnp_05p00x00p42/

Expand Down
53 changes: 49 additions & 4 deletions docs/analog/model_parameters/LV/tables_clear/08_MIM.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,21 +1,66 @@
Model Name,Description,Scalable,"Corner
Model Name,Option,Description,Scalable,"Corner

Model","Global

Statistical","Local

Statistical"
cap_nmos_03v3,"Model for 1.5fF/um2 MIM
cap_mim_1f5_m2m3_noshield,MIM-A & 3LM,"Model for 1.5fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_pmos_03v3,"Model for 1.0fF/um2 MIM
cap_mim_1f0_m2m3_noshield,MIM-A & 3LM,"Model for 1.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_nmos_06v0,"Model for 2.0fF/um2 MIM
cap_mim_2f0_m2m3_noshield,MIM-A & 3LM,"Model for 2.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f5_m3m4_noshield,MIM-B & 4LM,"Model for 1.5fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f0_m3m4_noshield,MIM-B & 4LM,"Model for 1.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_2f0_m3m4_noshield,MIM-B & 4LM,"Model for 2.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f5_m4m5_noshield,MIM-B & 5LM,"Model for 1.5fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f0_m4m5_noshield,MIM-B & 5LM,"Model for 1.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_2f0_m4m5_noshield,MIM-B & 5LM,"Model for 2.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f5_m5m6_noshield,MIM-B & 6LM,"Model for 1.5fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_1f0_m5m6_noshield,MIM-B & 6LM,"Model for 1.0fF/um2 MIM

(*)-usable for Volt <=6V

across capacitor",Y,Y,Y,N
cap_mim_2f0_m5m6_noshield,MIM-B & 6LM,"Model for 2.0fF/um2 MIM

(*)-usable for Volt <=6V

Expand Down
2 changes: 1 addition & 1 deletion docs/analog/model_parameters/LV/tables_clear/15_MIM_instance.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
Model Name,Instance Parameters,
,Parameter,Default
,w,0
All MOSCAP Models,l,0
All MIMCAP Models,l,0
,m,1
15 changes: 12 additions & 3 deletions docs/physical_verification/design_manual/tables_clear/69_Device_List_184.csv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -81,9 +81,18 @@ RESISTOR,,,,
,tm11k,tm11k,2-terminal 11K Metal Top resistor,YI-141-SM064
,tm30k,tm30k,2-terminal 30K Top Metal resistor,YI-141-SM064
CAPACITOR (MIM),,,,
,cap_mim_1p0fF,cap_mim_1p0fF,1.0fF/um2 MIM capacitor,YI-141-SM064
,cap_mim_1p5fF,cap_mim_1p5fF,1.5fF/um2 MIM capacitor,YI-141-SM064
,cap_cap_mim_2p0fF,cap_mim_2p0fF,2.0fF/um2 MIM capacitor,YI-141-SM064
,cap_mim_1f0_m2m3_noshield,cap_mim_1f0_m2m3_noshield,1.0fF/um2 MIM-A capacitor,YI-141-SM064
,cap_mim_1f5_m2m3_noshield,cap_mim_1f5_m2m3_noshield,1.5fF/um2 MIM-A capacitor,YI-141-SM064
,cap_mim_2f0_m2m3_noshield,cap_mim_2f0_m2m3_noshield,2.0fF/um2 MIM-A capacitor,YI-141-SM064
,cap_mim_1f0_m3m4_noshield,cap_mim_1f0_m3m4_noshield,1.0fF/um2 MIM-B capacitor & 4LM,YI-141-SM064
,cap_mim_1f5_m3m4_noshield,cap_mim_1f5_m3m4_noshield,1.5fF/um2 MIM-B capacitor & 4LM,YI-141-SM064
,cap_mim_2f0_m3m4_noshield,cap_mim_2f0_m3m4_noshield,2.0fF/um2 MIM-B capacitor & 4LM,YI-141-SM064
,cap_mim_1f0_m4m5_noshield,cap_mim_1f0_m4m5_noshield,1.0fF/um2 MIM-B capacitor & 5LM,YI-141-SM064
,cap_mim_1f5_m4m5_noshield,cap_mim_1f5_m4m5_noshield,1.5fF/um2 MIM-B capacitor & 5LM,YI-141-SM064
,cap_mim_2f0_m4m5_noshield,cap_mim_2f0_m4m5_noshield,2.0fF/um2 MIM-B capacitor & 5LM,YI-141-SM064
,cap_mim_1f0_m5m6_noshield,cap_mim_1f0_m5m6_noshield,1.0fF/um2 MIM-B capacitor & 6LM,YI-141-SM064
,cap_mim_1f5_m5m6_noshield,cap_mim_1f5_m5m6_noshield,1.5fF/um2 MIM-B capacitor & 6LM,YI-141-SM064
,cap_mim_2f0_m5m6_noshield,cap_mim_2f0_m5m6_noshield,2.0fF/um2 MIM-B capacitor & 6LM,YI-141-SM064
CAPACITOR (MOS),,,,
,cap_nmos_03v3,cap_nmos_03v3,3.3V NMOS capacitor (Outside DNWELL),YI-141-SM064
,cap_nmos_03v3_dn,cap_nmos_03v3,3.3V NMOS capacitor (Inside DNWELL),YI-141-SM064
Expand Down
2 changes: 1 addition & 1 deletion third_party/open-source-pdks
Open in desktop
Submodule open-source-pdks updated 4 files
+71 −0 docs/_static/extra.css
+3 −2 docs/conf.py
+111 −0 docs/sphinx_pdk_roles.py
+2 −0 docs/versioning.rst