Add clock gate support for USDHC clocks#193
Merged
Merged
Conversation
1ceacd9 to
a3358c0
Compare
a3358c0 to
de90440
Compare
mciantyre
approved these changes
Dec 10, 2025
mciantyre
left a comment
Member
There was a problem hiding this comment.
Thanks! I'll backport to v0.5 and release by end of day.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Noticed USDHC clock gates aren't modeled like the rest of the clock gates when I went to configure one.
Based implementation on other similar clock gate locators.
Checked the reference manuals for the chips that have matching instances according to this search to get the correct values and verify that they are consistent across chips.