We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
A Python based netlist parser, including Verilog and SPICE
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).