Popular repositories Loading

1. rtsilicon rtsilicon Public

   Open-source silicon security scanner — 25 CWE classes across Verilog, VHDL, SystemVerilog, Chisel/Migen

   Python

2. sha3 sha3 Public

   Forked from secworks/sha3

   FIPS 202 compliant SHA-3 core in Verilog

   Verilog

3. verilog-ethernet verilog-ethernet Public

   Forked from alexforencich/verilog-ethernet

   Verilog Ethernet components for FPGA implementation

   Verilog

4. neorv32 neorv32 Public

   Forked from stnolting/neorv32

   🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.

   VHDL

5. yosys yosys Public

   Forked from YosysHQ/yosys

   Yosys Open SYnthesis Suite

   C++

6. litepcie litepcie Public

   Forked from enjoy-digital/litepcie

   Small footprint and configurable PCIe core

   Python