Graduate student in NTNU CIRLab.
Digital IC Design | FPGA | AI Accelerator
-
National Taiwan Normal University
-
10:34
(UTC +08:00) - https://hackmd.io/@kevin33713371
- in/kevin-huang-997ba6331
Pinned Loading
-
SOC_lab_fir
SOC_lab_fir PublicRepository for revised version lab-fir of 2023 NTU fall SoC Lab
Verilog
-
2025_SPRING_NTNU_DSP_Architecture_Design
2025_SPRING_NTNU_DSP_Architecture_Design PublicRepository of 2025 Spring NTNU Course DSP(Digital Signal Processing) Architecture Design
SystemVerilog
-
2024_FALL_NTU_AAHLS_SP
2024_FALL_NTU_AAHLS_SP PublicRepository for 2024 NTU Fall AAHLS-SP(Advanced Acceleration with High-Level Synthesis Special Project)
Ada
-
kabazoka/ViT-Accelerator
kabazoka/ViT-Accelerator Public(Not actively updating)Vision Transformer Accelerator implemented in Vivado HLS for Xilinx FPGAs.
-
Cartoon_Image_Transformation
Cartoon_Image_Transformation PublicRepository for 2024 NTNU Spring Embedded System(ES) Final Project
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.